MMM CYC1000 User Guide



Please read the legal disclaimer at the end of this document.

Revision 1.0

Table of Contents

Table of	Figur	res 4			
Chapter	1 - C	YC1000 IoT / Maker Board5			
1.1	Abo	About Arrow CYC1000 Board5			
1.2	Usef	ful Links5			
1.3	Gett	ing Help6			
Chapter	2 - In	troduction to the CYC1000 Board7			
2.1	Layc	out and Components7			
2.2	Bloc	k Diagram8			
Chapter	3 - Co	onnections and Peripherals of the CYC1000 Board10			
3.1	Boai	rd Status Elements10			
3.2	Cloc	k Circuitry			
3.3	Peri	pherals Connected to the FPGA11			
3.3.	1	LEDs			
3.3.	2	Push Buttons			
3.3.	3	Accelerometer12			
3.3.	4	SDRAM Memory13			
3.3.	5	Serial Configuration Flash Memory14			
3.3.	6	Arduino MKR Connectors15			
3.3.	7	PMOD Connector			
3.3.	8	User I/O17			
3.3.	9	Communication and Configuration17			
3.3.	10	Power Tree			
Chapter	4 - So	oftware and Driver Installation 20			
4.1	Insta	alling Quartus Prime Software20			
4.2	Insta	alling Arrow USB Programmer221			
Chapter	5 - N	ew Project with CYC1000 24			
5.1	Crea	nting a new Blinky Project with CYC100024			
5.2	Build	ding a Blinky Project with CYC100028			
5.2.	1	Block Diagram			
5.2.	2	Components of the Design			
5.2.	3	Catalog IP			
5.2.	4	Create a PLL			
5.2.	5	Create and Configure the PLL			



	5.2.6	Create and Configure the Counter
!	5.2.7	Create and Configure the Multiplexer
!	5.2.8	Adding the Components to the Schematic
!	5.2.9	Connecting the Components
!	5.2.10	Add inputs, outputs to the schematic43
!	5.2.11	Analysis and Synthesis46
	5.2.12	Adding Timing Constraints
	5.2.13	Pinning Assignments
!	5.2.14	Compiling the Design
!	5.2.15	Reading the Compilation Report
Chap	oter 6 - C	onfiguring the CYC1000
Chap 6.1	o ter 6 - C o 1 Con	onfiguring the CYC1000
Chap 6.1 6.2	o ter 6 - C 1 Con 2 Seri	onfiguring the CYC1000
Chap 6.1 6.2	o ter 6 - C 1 Con 2 Seri 6.2.1	onfiguring the CYC1000
Chap 6.1 6.2	oter 6 - C 1 Con 2 Seri 6.2.1 6.2.2	onfiguring the CYC100054figure the FPGA in JTAG mode54al configuration flash memory programming57Programming File generation58Device Programming60
Chap 6.1 6.2	o ter 6 - C 1 Con 2 Seri 6.2.1 6.2.2 3 Test	onfiguring the CYC100054figure the FPGA in JTAG mode54al configuration flash memory programming57Programming File generation58Device Programming60ing the Design62
Chap 6.1 6.2 6.3 Chap	oter 6 - C 1 Con 2 Seri 6.2.1 6.2.2 3 Test oter 7 - C	onfiguring the CYC1000 54 figure the FPGA in JTAG mode 54 al configuration flash memory programming 57 Programming File generation 58 Device Programming 60 ing the Design 62 ommon Issues and Fixes 63
Chap 6.1 6.2 6.3 Chap Chap	oter 6 - C 1 Con 2 Seri 6.2.1 6.2.2 3 Test oter 7 - C oter 8 - A	onfiguring the CYC100054figure the FPGA in JTAG mode54al configuration flash memory programming57Programming File generation58Device Programming60ing the Design62ommon Issues and Fixes63ppendix64
Chap 6.1 6.2 6.3 Chap Chap 8.1	oter 6 - C 1 Con 2 Seri 6.2.1 6.2.2 3 Test oter 7 - C oter 8 - A 1 Revi	onfiguring the CYC100054figure the FPGA in JTAG mode54al configuration flash memory programming57Programming File generation58Device Programming60ing the Design62ommon Issues and Fixes63ppendix64sion History64

Table of Figures

Figure 1 - CYC1000 Board (top view)	7
Figure 2 - CYC1000 Block Diagram	8
Figure 3 – Position of Indication LEDs	10
Figure 4 – CYC1000 Clock Tree	10
Figure 5 – LED Connections	11
Figure 6 – Button Connections	12
Figure 7 – Accelerometer Connections	12
Figure 8 – SDRAM Connections	13
Figure 9 – Flash Connections	14
Figure 10 - Arduino MKR Header Connections	15
Figure 11 – PMOD Header Connections	16
Figure 12 - User I/O Connections	17
Figure 13 – UART Connections	17
Figure 14 – JTAG Connections	18
Figure 15 – Power Tree Connections	19



Chapter 1 - CYC1000 IoT / Maker Board

1.1 About Arrow CYC1000 Board

The CYC1000 is a customizable IoT / Maker Board ready for evaluation, development and/or use in a product. It is built around the Intel Cyclone 10 LP FPGA, which is optimized for low-cost and low-power, making them ideal for high-volume and cost-sensitive applications. High density sea of programmable gates and on-board resources allow implementation of Nios II 32-bit microcontroller IP, which provides the ideal solution for I/O expansion, chip-to-chip interfacing, industrial, automotive and consumer applications.

The CYC1000 is equipped with an Arrow USB Programmer2, SDRAM, flash memory, accelerometer sensor and PMOD/ADRUINO MKR connectors making it a fully featured plug and play solution without any additional costs.

The CYC1000 board contains all the tools needed to use the board in conjunction with a computer that runs a 64-bit Linux / Microsoft Windows 7 operating system or later.

1.2 Useful Links

A set of useful links that can be used to get relevant information about the CYC1000 or the Cyclone 10 LP FPGA.

- CYC1000 at Arrow Shop
- <u>CYC1000 at Trenz Electronic Shop</u>
- Intel Cyclone 10 LP Webpage
- <u>CYC1000 Wiki Page</u>



1.3 Getting Help

Here are the addresses where you can get help if you encounter any problems:

• Arrow Electronics

<u>In Person</u> Arrow EMEA + 49 (0) 6102 5030 0

Online https://arrow.com

• Trenz Electronic GmbH

https://www.trenz-electronic.de/en/



wow

Chapter 2 - Introduction to the CYC1000 Board

2.1 Layout and Components

Figure 1 shows a top view of the board. It depicts the layout of the board and indicates the location of the various connectors and key components.



Figure 1 - CYC1000 Board (top view)

The following are available on the CYC1000 board:

- Intel Cyclone 10 LP 10CL025YU256C8G device
- Arrow USB Programmer2 on-board for programming; JTAG Mode
- 64MBit SDRAM 166MHz
- 16Mbit serial configuration flash memory
- 12MHz MEMS Oscillator
- One optional MEMS Oscillator of preferred frequency
- 8x red user LEDs
- 2x board indication LEDs
- 2x user push buttons
- 3-axis accelerometer
- 12-pin PMOD header
- Arduino MKR header
- User JTAG header
- User I/O header



2.2 Block Diagram

Figure 2 represents the block diagram of the board. All the connections are established through the Cyclone 10 LP FPGA device to provide maximum flexibility for users. Users can configure the FPGA to implement any system design.



Figure 2 - CYC1000 Block Diagram

FPGA Device

• Available Cyclone 10 LP Devices for the CYC1000

Bosoursos	Device				
Resources	10CL006	10CL010	10CL016	10CL025	
Logic Elements (LE)	6,272	10,320	15,408	24,624	
M9K Memory (Kb)	270	414	504	594	
18 x 18 Multiplier	15	23	56	66	
PLLs	2	2	4	4	

Configuration and Debug

• On-board Arrow USB Programmer2 (mini-USB type B connector)

Memory Devices

- 4MBit to 32MBit external flash memory
- 64MBit to 256MBit external SDRAM memory



wow

Headers

- PMOD Header
- Arduino MKR Header
- User JTAG Header
- User I/O Header

Buttons and Indicators

- 2x side-buttons
- 8x red user LEDs
- 2x board indication LEDs

Sensors

• One 3-axis accelerometer

Power

- Recommended external supply voltage range: +5.0 V (nominal)
- Recommended I/O signal voltage range: 0 to +3.3 V



wow

Chapter 3 - Connections and Peripherals of the CYC1000 Board

3.1 Board Status Elements

In addition to the 8 LEDs that the FPGA can control, there are 2 additional LEDs which can indicate the status of the board.



Figure 3 – Position of Indication LEDs

Board Reference	LED Name	Description
D1	3.3V	On when 3.3V power is active
D10	CONF_DONE	On when configuration data was loaded to Cyclone 10 LP device without error

3.2 Clock Circuitry

All the external clocks of the system can be seen in Figure 4. The default clock (CLK12M) is at 12MHz and is connected and driving the FPGA's user logic and the Arrow USB Programmer2. There is an optional slot of another clock (CLK_X) to add another preferred clock source to the FPGA. Both clocks are driving the internal PLLs.

For more information on clocks and PLLs of the Cyclone 10 LP, please refer to this document.



Figure 4 – CYC1000 Clock Tree





Board Reference	FPGA Pin No.	Description	I/O Standard
CLK12M	PIN_M2	12MHz clock input	3.3 V
CLK_X	PIN_E15	Optional clock input	3.3 V

3.3 Peripherals Connected to the FPGA

3.3.1 LEDs

There are eight red user-controllable LEDs connected to the FPGA. Each LED is driven directly and individually by the Cyclone 10 LP FPGA; driving its associated pin to a high logic level for on or low logic level for off.





Board Reference	FPGA Pin No.	I/O Standard
LED1	PIN_M6	3.3 V
LED2	PIN_T4	3.3 V
LED3	PIN_T3	3.3 V
LED4	PIN_R3	3.3 V
LED5	PIN_T2	3.3 V
LED6	PIN_R4	3.3 V
LED7	PIN_N5	3.3 V
LED8	PIN_N3	3.3 V



wow

3.3.2 Push Buttons

The board has two push buttons connected to the FPGA. Push buttons drive their associated pins low logic level when pressed and high logic level when released.



Figure 6 – Button Connections

Board Reference	FPGA Pin No.	Description	I/O Standard
RESET	PIN_H5	nCONFIG	3.3 V
USER_BTN	PIN_N6	User button	3.3 V

3.3.3 Accelerometer

The board comes with a digital accelerometer (LIS3DH), commonly known as the G-Sensor. This G-Sensor is a small, thin, ultra-low power consumption, 3-axis accelerometer with digital I2C/SPI serial interface, standard output. The LIS3DH has user-selectable full scales of +/-2g, +/-4g, +/-8g, +/-16g and it is capable of measuring accelerations with output data rates from 1 Hz to 5 kHz. The supplied power to the board (coming either from micro-USB connection or user V_{in}) can be monitored through the ADC channel 3 of the accelerometer.



Figure 7 – Accelerometer Connections





Board Reference	FPGA Pin No.	Description	I/O Standard
SEN_INT1	PIN_B1	Interrupt 1	3.3 V
SEN_INT2	PIN_C2	Interrupt 2	3.3 V
SEN_SDI	PIN_G2	Data In (MOSI)*	3.3 V
SEN_SDO	PIN_G1	Data Out (MISO)*	3.3 V
SEN_SPC	PIN_F3	Clock*	3.3 V
SEN_CS	PIN_D1	Chip Select*	3.3 V

*For SPI connection

3.3.4 SDRAM Memory

The CYC1000 board supports 64MBit (default version) or up to 256MBit (customized version) SDRAM which can operate up to 166 MHz clock frequency. Below are the connections and pinning of the SDRAM used in the CYCX1000.



Figure 8 – SDRAM Connections

Board Reference	FPGA Pin No.	Description	I/O Standard
A0	PIN_A3	SDRAM Address [0]	3.3 V
A1	PIN_B5	SDRAM Address [1]	3.3 V
A2	PIN_B4	SDRAM Address [2]	3.3 V
A3	PIN_B3	SDRAM Address [3]	3.3 V
A4	PIN_C3	SDRAM Address [4]	3.3 V
A5	PIN_D3	SDRAM Address [5]	3.3 V
A6	PIN_E6	SDRAM Address [6]	3.3 V
A7	PIN_E7	SDRAM Address [7]	3.3 V
A8	PIN_D6	SDRAM Address [8]	3.3 V
A9	PIN_D8	SDRAM Address [9]	3.3 V
A10	PIN_A5	SDRAM Address [10]	3.3 V
A11	PIN_E8	SDRAM Address [11]	3.3 V
A12	PIN_A2	SDRAM Address [12]	3.3 V
A13	PIN_C6	SDRAM Address [13]	3.3 V
BA0	PIN_A4	SDRAM Bank Address [0]	3.3 V
BA1	PIN_B6	SDRAM Bank Address [1]	3.3 V
RAS	PIN_B7	SDRAM Row Address Strobe	3.3 V
CAS	PIN_C8	SDRAM Column Address Strobe	3.3 V
WE	PIN_A7	SDRAM Write Enable	3.3 V
CS	PIN_A6	SDRAM Chip Select	3.3 V



Board Reference	FPGA Pin No.	Description	I/O Standard
CLK	PIN_B14	SDRAM Input Clock	3.3 V
СКЕ	PIN_F8	SDRAM Clock Enable	3.3 V
DQ0	PIN_B10	SDRAM Data [0]	3.3 V
DQ1	PIN_A10	SDRAM Data [1]	3.3 V
DQ2	PIN_B11	SDRAM Data [2]	3.3 V
DQ3	PIN_A11	SDRAM Data [3]	3.3 V
DQ4	PIN_A12	SDRAM Data [4]	3.3 V
DQ5	PIN_D9	SDRAM Data [5]	3.3 V
DQ6	PIN_B12	SDRAM Data [6]	3.3 V
DQ7	PIN_C9	SDRAM Data [7]	3.3 V
DQ8	PIN_D11	SDRAM Data [8]	3.3 V
DQ9	PIN_E11	SDRAM Data [9]	3.3 V
DQ10	PIN_A15	SDRAM Data [10]	3.3 V
DQ11	PIN_E9	SDRAM Data [11]	3.3 V
DQ12	PIN_D14	SDRAM Data [12]	3.3 V
DQ13	PIN_F9	SDRAM Data [13]	3.3 V
DQ14	PIN_C14	SDRAM Data [14]	3.3 V
DQ15	PIN_A14	SDRAM Data [15]	3.3 V
DQM0	PIN_B13	SDRAM Lower Data Mask	3.3 V
DQM1	PIN_D12	SDRAM Upper Data Mask	3.3 V

3.3.5 Serial Configuration Flash Memory

The CYC1000 board supports up to 32MBit of serial flash memory that can be used for user data and programming non-volatile storage. The configuration bit stream is downloaded into the serial configuration device which automatically loads the configuration data into the Cyclone 10 LP when the board is powered on. Device memory capacity not consumed storing configuration data can be used as general-purpose non-volatile memory, which is perfect for program and data storage. Several interface peripherals available with Nios II embedded processors allow you to access the serial configuration device as a memory module connected to your embedded system.







Board Reference	FPGA Pin No.	Description	I/O Standard
AS_DATA	PIN_H2	Data In	3.3 V
AS_DCLK	PIN_H1	Clock	3.3 V
AS_NCS	PIN_D2	Chip Select	3.3 V
AS_ASDO	PIN_C1	Data Out	3.3 V

3.3.6 Arduino MKR Connectors

The CYC1000 board offers connectivity to Arduino MKR compatible shields that could also alternatively be used as GPIOs. The MKR connectors offer up to 23 digital I/Os.



Figure 10 - Arduino MKR Header Connections

Board Reference	FPGA Pin No.	MKR Header	Description	I/O Standard
AREF	PIN_P11	J1/1	Input reference voltage or GPIO	3.3 V
AINO	PIN_R12	J1/2	GPIO [0]	3.3 V
AIN1	PIN_T13	J1/3	GPIO [1]	3.3 V
AIN2	PIN_R13	J1/4	GPIO [2]	3.3 V
AIN3	PIN_T14	J1/5	GPIO [3]	3.3 V
AIN4	PIN_P14	J1/6	GPIO [4]	3.3 V
AIN5	PIN_R14	J1/7	GPIO [5]	3.3 V
AIN6	PIN_T15	J1/8	GPIO [6]	3.3 V
D0	PIN_N16	J1/9	Digital In [0]	3.3 V
D1	PIN_L15	J1/10	Digital In [1]	3.3 V
D2	PIN_L16	J1/11	Digital In [2]	3.3 V
D3	PIN_K15	J1/12	Digital In [3]	3.3 V
D4	PIN_K16	J1/13	Digital In [4]	3.3 V
D5	PIN_J14	J1/14	Digital In [5]	3.3 V
D6	PIN_N2	J2/1	Digital In [6]	3.3 V
D7	PIN_N1	J2/2	Digital In [7]	3.3 V

CYC1000 User Guide

wow

Board Reference	FPGA Pin No.	MKR Header	Description	I/O Standard
D8	PIN_P2	J2/3	Digital In [8]	3.3 V
D9	PIN_J1	J2/4	Digital In [9]	3.3 V
D10	PIN_J2	J2/5	Digital In [10]	3.3 V
D11	PIN_K2	J2/6	Digital In [11]*	3.3V
D12	PIN_L2	J2/7	Digital In [12]*	3.3 V
D13	PIN_P1	J2/8	Digital In [13]	3.3 V
D14	PIN_R1	J2/9	Digital In [14]	3.3 V
D11_R	PIN_K1	J2/6	Digital In [11] with resistor*	3.3 V
D12_R	PIN_L1	J2/7	Digital In [12] with resistor*	3.3 V
RESET	PIN_H5	J2/10	System reset of the board	3.3 V
GND	N/A	J2/11	Ground output to the connector	N/A
3.3V	N/A	J2/12	3.3V power to the connector	N/A
VIN	N/A	J2/13	User power into to the CYC1000	N/A
5V	N/A	J2/14	5V power to the connector	N/A

*Can only choose one, hence same name pinning

3.3.7 PMOD Connector

The CYC1000 board offers connectivity to PMOD compatible connectors (2x6-pin or 1x12-pin), making it possible to add a big variety of sensors or ICs to the system. Below is the connection schematic and pinning information.



Figure 11 – PMOD Header Connections

Board Reference	FPGA Pin No.	Description	I/O Standard
PIO_01	PIN_F13	PMOD Pin 1	3.3 V
PIO_02	PIN_F15	PMOD Pin 2	3.3 V
PIO_03	PIN_F16	PMOD Pin 3	3.3 V
PIO_04	PIN_D16	PMOD Pin 4	3.3 V
PIO_05	PIN_D15	PMOD Pin 5	3.3 V
PIO_06	PIN_C15	PMOD Pin 6	3.3 V
PIO_07	PIN_B16	PMOD Pin 7	3.3 V
PIO_08	PIN_C16	PMOD Pin 8	3.3 V
GND	N/A	Ground	N/A
3.3V	N/A	3.3 V Power to PMOD	N/A





3.3.8 User I/O

The CYC1000 board has two additional pins that can be connected to the board and take GPIOs.



Figure 12 - User I/O Connections

Board Reference	FPGA Pin No.	Description	I/O Standard
AIN	PIN_T12	GPIO	3.3 V
AIN7	PIN_R11	GPIO	3.3 V
GND	N/A	Ground	N/A

3.3.9 Communication and Configuration

The CYC1000 board uses a single chip to perform configuration of the device and USB to UART communications, having each described below.

3.3.9.1 UART Communication

UART to USB communication supports USB 2.0 High Speed (up to 480 Mb/s) independently of other protocols used in the chip like JTAG. Below is the connection schematic and pinning information.



Figure 13 – UART Connections

Board Reference	FPGA Pin No.	Description	I/O Standard
BDBUS0	PIN_R7	Transmitter output of FT2232H (Tx)	3.3 V
BDBUS1	PIN_T7	Receiver input of FT2232H (Rx)	3.3 V
BDBUS2	PIN_R6	Ready To Send handshake output (RTS)	3.3 V
BDBUS3	PIN_T6	Clear To Send handshake input (CTS)	3.3 V
BDBUS4	PIN_R5	Data Transmit Ready (DTR)	3.3 V
BDBUS5	PIN_T5	Data Set Ready (DSR)	3.3 V





wow

3.3.9.2 JTAG Chain Configuration

There are two types of configuration methods supported by CYC1000:

- 1. **JTAG Configuration:** configuration using JTAG ports. JTAG configuration scheme allows you to directly configure the device core through JTAG pins (TDI, TDO, TMS and TCK pins). The Quartus Prime software automatically generates a .sof that can be downloaded to the Cyclone 10 LP with a download cable through the Quartus Prime Programmer.
- Configuration from EPCQ-A flash: configuration using external flash. Before configuration, you need to program the configuration data .jic into the configuration flash memory (EPCQ-A) which provides non-volatile storage for the bit stream. The information is retained within EPCQ-A even if the CYC1000 is turned off. When the board is powered on, the configuration data in the EPCQ-A is automatically loaded into the Cyclone 10 LP FPGA.

The FPGA device can be configured through JTAG interface on CYC1000, but the JTAG chain must form a closed loop, which allows Quartus Prime programmer to detect the FPGA device.

CYC1000 offers two ways of configuring your board.

- 1) Through the on-board Arrow USB Programmer2
- 2) Pins for connecting user's preferred JTAG interface



Figure 14 – JTAG Connections

Board Reference	FPGA Pin No.	Description	I/O Standard
ТСК	PIN_H3	Test Interface Clock	3.3 V
TDO	PIN_J4	Test Data Out	3.3 V
TDI	PIN_H4	Test Data In	3.3 V
TMS	PIN_J5	Test Mode Select	3.3 V

For detailed information about how to configure the Cyclone 10 LP, please refer to Chapter 6.



WUVN

3.3.10 Power Tree

The CYC1000 is powered by Enpirion's buck regulator, which provides high efficiency up to 1A with integrated magnetics, switches, control, and compensation. As seen from the diagram below, the board can be powered either by a micro-USB connection, or by user input voltage from the Arduino MKR header (takes precedence over the USB bus). All devices are powered by 3.3V voltage line and the 5V and 3.3V lines are fed back to the Arduino header to power that connection if needed. The Cyclone 10 LP FPGA is powered by 2 Enpirion devices, while a Microchip LDO provides auxiliary voltage.



Figure 15 – Power Tree Connections

Chapter 4 - Software and Driver Installation

Firstly it is required to create your <u>Basic Intel Account</u> if you don't own one already. It is required to download the software. Below are guides for installing the software and drivers for Windows operating systems.

4.1 Installing Quartus Prime Software

- 4.1.1 Go to the Intel Download Center: Link.
- 4.1.2 Select **Windows** as the operating system (highlighted in red).
- 4.1.3 Select Release **18.1**, or your preferred version (highlighted in red).
- 4.1.4 Download the following files from the "Individual Files" tab (highlighted in yellow):
 - Quartus Prime Lite Edition (Free)
 - ModelSim-Intel FPGA Edition (includes Starter Edition)
 - Cyclone 10 LP device support

Quartus Prime Lite Edition Release date: September, 2018 .atest Release: v19.1	Intel' Quartus' Prime
elect edition: Lite v elect release: 18.1 v	
Operating System 🗊 🔍 Windows 🔿 👌 Linux	
✓ The Quartus Prime Lite software version 18.1 supports the following Cyclone V, MAX II, MAX V, and MAX 10 FPGA. <u>• More</u>	device families: Arria II, Cyclone 10 LP, Cyclone IV,
Combined Files Individual Files Additional Software Up	0 dates
Download and install instructions: <u>More</u> <u>Read Intel FPGA Software v18.1 Installation FAQ</u> <u>Quick Start Guide</u>	
	Updates Available
Quartus Prime Lite Edition (Free)	
Quartus Prime (includes Nios II EDS) Size: 1.7 GB MD5: F0D752D67B18C89FBC0043CEE67689 ModelSim-Intel FPGA Edition (includes Starter Edition) Size: 1.1 GB MD5: 7FDBE5899A9929AEDD517F410079AA	6D O
Devices You must install device support for at least one device family t	o use the Quartus Prime software.
Arria II device support Size: 499.6 MB MD5: D87CA20C91596BC8C7BCE84253D	95687
Cyclone IV device support Size: 466.6 MB MD5: 9E32B85F83A440604154BD729B14	ISD5C
Cyclone 10 LP device support Size: 266.1 MB MD5: 72AAE619D358FF6B8E42849B3BFC	FADD
Cyclone V device support Size: 1.1 GB MD5: 75F5029A9058F64F969496B016EE19E	04
MAX II, MAX V device support Size: 11.4 MB MD5: ED990775F76C35D308877F27A30B7	555
MAX 10 FPGA device support Size: 330.9 MB MD5: E87E56DAB144529EFC515C2452F1	B1FE
L	

4.1.5 Click on 🔮 button to begin the download and save them in the same folder.



- 4.1.6 After the download is finished, run the Quartus Prime installer.
- 4.1.7 When prompted to select the components, the installer will detect automatically the Cyclone 10 LP device support and ModelSim packages when they are in the same folder. Make sure these components are selected:



4.1.8 Finish the installation of the Quartus Lite and proceeded to the next section to install Arrow USB Programmer2 to be able to connect to the CYC1000 board.

4.2 Installing Arrow USB Programmer2

The CYC1000 board uses version 2 of the Arrow USB Programmer2 programming solution, that is an FTDI FT2232H Hi-Speed USB controller plus a programmer DLL. Since this FTDI USB controller is a very common standard device, usually no specific drivers are needed to make the CYC1000 work.

4.2.1 Download the appropriate version of Arrow USB Programmer2 for CYC1000 from Trenz Electronic Wiki page or alternatively this direct <u>link.</u>



- 4.2.2 After downloading the file, run the installer to install the Arrow USB Programmer2. The setup executable installs the programmer DLL and adds some keys to the registry of the PC.
- 4.2.3 After connecting the CYC1000 board to the PC, two unknown devices might appear in the "Other devices" section of device manager of the PC.



Windows usually automatically finds the appropriate drivers for these devices. After some time, the "Other devices" section should be empty. Instead, two USB Serial Converters should be listed in the section "USB Serial Bus controllers":

>	System	devices

- 🗸 🏺 Universal Serial Bus controllers
 - 🏺 Generic USB Hub
 - Generic USB Hub
 - Intel(R) 8 Series/C220 Series USB EHCI #1 8C26
 - Intel(R) 8 Series/C220 Series USB EHCI #2 8C2D
 - Intel(R) USB 3.0 eXtensible Host Controller 1.0 (Microsoft)
 - USB Composite Device
 - 🏺 USB Root Hub
 - 🏺 USB Root Hub
 - 🏺 USB Root Hub (xHCl)
 - USB Serial Converter A
 - USB Serial Converter B



Furthermore, a USB Serial Port should be listed in the "Ports (COM & LPT)" section.



Note: The number of the port will most probably be different from the one shown here.

In case Windows does not automatically find the appropriate drivers go to <u>http://www.ftdichip.com/Drivers/D2XX.htm</u> to download the setup executable to install the required drivers.



WDW

Chapter 5 - New Project with CYC1000

5.1 Creating a new Blinky Project with CYC1000

5.1.1 Launch Quartus Prime Lite Edition from the Start Menu.



5.1.2 In the Quartus Prime tool, create a new project: **File -> New Project Wizard.**

The New Project Wizard walks you through the project settings, such as the name, directories, files, directories, device family and other settings. These settings can be changed later if needed.

🕥 New Pro	pject Wizard	×
Introd	uction	
The New	Project Wizard helps you create a new project and preliminary project settings, including the following:	
•	Project name and directory	
•	Name of the top-level design entity	
•	Project files and libraries	
•	Target device family and device	
•	EDA tool settings	
menu). Yi	range one secongs for an existing project and specify additional project who executings with the secongs command passignments ou can use the various pages of the Settings dialog box to add functionality to the project.	
🗌 Don't	show me this introduction again < Back Next > Finish Cancel Help	

5.1.3 Click "Next".





5.1.4 Browse in the project directory and choose a preferred location for the new project. Then create new folder named CYC1000_blinky. This will be the folder containing all the project files.

Directory, Name, Top-Level Entity		
What is the working directory for this project?		
C/CYC1000/CYC1000_blinky		
-,,		
Vhat is the name of the top-level design entity for this p	roject? This name is case sensitive and must exactly match t	he entity name in the
lesign file.		
Use Existing Project Settings		
<u> </u>		

5.1.5 Enter the project name: "top".

New Design to Missed					
New Project Wizard					
Directory, Name, Top-Level Entity					
Vhat is the working directory for this project?					
C:/CYC1000/CYC1000_blinky					
Vhat is the name of this project?					
top					
What is the name of the top-level design entity for this project? This lesign file.	name is case s	ensitive and mi	ust exactly matc	h the entity nam	e in the
top					
	< Back	Next >	Finish	Cancel	Help

5.1.6 Click "Next".

5.1.7 Project Type

In this page you choose the Project Type. In this tutorial, a new project will be created, and thus the default settings of empty project should be selected.

🕥 New Project Wizard	Х
Project Type	
Select the type of project to create.	
Empty project	
Create new project by specifying project files and libraries, target device family and device, and EDA tool settings.	
O Project template	
Create a project from an existing design template. You can choose from design templates installed with the Quartus Prime software, or download design templates from the <u>Design Store</u> .	
< Back Next > Finish Cancel Help	

- 5.1.8 Click "Next".
- 5.1.9 Add Project Files

The Add File window will appear. For this tutorial, new design files will be created so no files will be added. For other designs, files could be added here.

		s auu ue	sign mes to the	project tater.				
e name:								Add
۱							×	Add All
ile Name	Type l	Library	Design Entry/S	ynthesis Tool	HDL Version			Remove
								Up
								Down
								Propertie

5.1.10 Click "Next".

5.1.11 Select the Device Part Number of the CYC1000 Board



WDW

In the Family and Device Settings, use the pull-down menu to select the family as Cyclone 10 LP. Then in the Name Filter enter **10CL025YU256C8G**.

Select the family and device you want to target for compilation. You can install additional device support with the install Devices command on the Tools menu. To determine the version of the Quartus Prime software in which your target device is supported, refer to the <u>Device 5</u> Device family Show in 'Available devices' list	Support List webpage
To determine the version of the Quartus Prime software in which your target device is supported, refer to the <u>Device</u> is Device family Show in 'Available devices' list	Support List webpage
Device family Show in 'Available devices' list	
Family: Cyclone 10 LP Package: Any	•
Device: All Tin count: Any	•
Target device Core speed grade: Any	•
O Auto device selected by the Fitter Name filter: 10CL025YU256C8G	
Specific device selected in 'Available devices' list Other: n/a	
Available devices:	
Name Core Voltage LEs Total I/Os GPIOs Memory Bits Embed	dded multiplier 9-bi
10CL025YU256C8G 1.2V 24624 151 151 608256 132	
<	>
<	

Rather than entering the exact part number, the pull-down menus can be used to select the correct family, package, pin count, and speed grade. Quartus Prime will use these settings to compile the design, and also provide the programming file that you will use later to program the device.

- 5.1.12 Click "Next".
- 5.1.13 EDA Tool Settings

In the EDA tool Settings window, disable any EDA tools, if there are any present. EDA tools are third party tools that work with Quartus Prime for design entry, simulation, verification and board-level timing. For this tutorial, no EDA software will be used, as only Quartus Prime will be used.

DA IOUIS.				
Tool Type	Tool Name	Format(s)	Ru	n Tool Automatically
Design Entry/Synth	<none></none>	▼ <none></none>		Run this tool automatically to synthesize the current design
Simulation	<none></none>	▼ <none></none>	Ψ	Run gate-level simulation automatically after compilation
Board-Level	Timing	<none></none>	•	
	Symbol	<none></none>	•	
	Signal Integrity	<none></none>	•	
	Boundary Scan	<none></none>	-	





5.1.14 Click "Next".

5.1.15 Project Summary Page

This is the Summary Page that showing the settings Quartus Prime will use for this Project. Those settings can be changed if required at a later time.

New Project Wizard	
Summary	
When you click Finish, the project will be created with	the following settings:
Project directory:	C:/CYC1000/CYC1000_blinky
Project name:	top
Top-level design entity:	top
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Design template:	n/a
Family name:	Cyclone 10 LP
Device:	10CL025YU256C8G
Board:	n/a
EDA tools:	
Design entry/synthesis:	<none> (<none>)</none></none>
Simulation:	<none> (<none>)</none></none>
Timing analysis:	0
Operating conditions:	
VCCINT voltage:	1.2V
Junction temperature range:	0-85 °C
	< Back Next > Finish Cancel Help

5.1.16 Click "Finish".

5.2 Building a Blinky Project with CYC1000

Overview: In this section you will create the components to a design, make connections, set the pins and compile a project. The goal is to go through the design process of a simple blinky project, where the toggle speed of the LEDs could be controlled by one of the pushbuttons of the CYC1000.

5.2.1 Block Diagram

The final system that will be built with the following steps will look as follows when complete:



5.2.2 Components of the Design

There are three components in the system: a PLL, a counter and a mux. The components, in the following steps, will be built separately and then connected together. A user push button on the board controls the mux. The mux in turn control which of the counter outputs (slow counting or fast counting) will be shown on the LEDs. There are different ways to create components, such as RTL or schematic. In this lab, schematics will be used. There are also different ways for entering schematics such as Qsys and IP Catalog. This lab will focus on the IP Catalog.





5.2.3 Catalog IP

The IP Catalog allows you to create and modify design files with custom variations. The IP Catalog window is open by default when you open Quartus Prime. If it's not present, you can open it by going to the tab **Tool** \rightarrow **IP Catalog**.



5.2.4 Create a PLL

In the IP Catalog, browse for ALTPLL, via: Basic Functions \rightarrow Clocks; PLLs and Resets \rightarrow PLL or type in the search field for "PLL".

5.2.4.1 In the Search bar of the IP Catalog, type "pll" and select **ALTPLL** which stands for Altera Phase Locked Loop.







5.2.4.2 Click "Add". When the Save IP Variation window appears, enter the file name variation as PLL and select VHDL (Verilog can be used as well). Both Verilog and VHDL schematics will be created.

🕥 Save IP Variation	>	<
IP variation file name: C:/CYC1000/CYC1000 blinky/PLL	 ОК]
IP variation file type	 Cancel	
VHDL		
⊖ Verilog		

5.2.4.3 Click "OK".

5.2.5 Create and Configure the PLL

The next step is to configure the PLL component that we just named.

5.2.5.1 Enter the PLL reference clock frequency to match the clock input on the CYC1000 Board. Since we have a 12 MHz coming into the FPGA, the inclk0 input will be 12MHz.

The setting should look like this:

 Megawizard Plug-In Manager [page 1 of 12] 		Y X
altpll	E	About Documentation
Parameter Settings 2 PLL Reconfiguration 3 Output Clocks 4 E	DA 5 Summary	
General/Modes Inputs/Lock Bandwidth/SS	Clock switchover	
	Currently selected device family:	cyclone 10 LP 👻
PLL		Match project/default
nck0 areset Ceration Mode: Normal CR Ratio Ph (dg CC (%) c0 1/1 0.00 50.00 Cyclone 10 LP	Able to implement the requested PLL General Which device speed grade will you be using? Use military temperature range devices only What is the frequency of the inclk0 input? Extra the treater of the trea	MHz Mbps
	Operation Mode How will the PLL outputs be generated?	
	Ouse the feedback path inside the PLL	
	In normal mode	
	In source-synchronous compensation Mode In zero delay buffer mode	
	Connect the fbmimic port (bidirectional)	
	O With no compensation	
	Create an 'fbin' input for an external feedback (External Feedback Mode)	-0 -
	which output clock will be compensated for?	c0 •
	Cancel < Back	Next > Finish

5.2.5.2 Click "Next".

5.2.5.3 Simplify the PLL, by disabling 'areset' and 'locked outputs'.

The setting should look like this:

ℜ MegaWizard Plug-In Manager [page 2 of 12]		? ×
ALTPLL		About Documentation
Parameter 2 PLL 3 Output Settings Clocks	4 EDA 5 Summary	
General/Modes Inputs/Lock Bandwid PLL PLL Inciko Inciko frequency: 12.000 MHz Operation Mode: Normal Ciki Ratio Ph (dg) DC (%) co 1/1 0.00 50.00 Cyclone 10 LP	ttp:/S Clock switchover Able to implement the requested PLL Optional Inputs Create an 'pilena' input to selectively enable the PLL Create an 'pilena' input to asynchronously reset the PLL Create an 'pidena' input to selectively enable the phase/frequency d Lock Output Create Tocked' output Enable self-reset on loss lock Advanced Parameters Luang these parameters is recommended for advanced users only	letector
	Create output file(s) using the 'Advanced' PLL parameters Configurations with output clock(s) that use cascade counters are r	not supported
	Cancel	< Back Next > Finish

- 5.2.5.4 Click "Next".
- 5.2.5.5 Continue to select Next to go through the various options (e.g. Pages 3 to Pages 5) but leaving the default options as they are. The page numbers can be seen on the top of the window.

5.2.5.6 On page 6, (c0-Core/External Output Clock) select "Enter output clock frequency" and set the requested setting to 20 MHz, leave the rest as default. For simplification, there is one input to the PLL (12 MHz), and one output of the PLL (20 MHz)

ℜ MegaWizard Plug-In Manager [page 6 of 12]		? ×
altpll		About Documentation
Parameter PLL 3 Output Settings Clocks	4 EDA 5 Summary	
PLL PLL Coperation Mode: Normal	CO - Core/External Output Clc Able to implement the requested PLL Use this clock Clock Tap Settings	Requested Settings Actual Settings
Cik. Ratio Ph (sg) DC (%) c0 5/3 0.00 50.00 Cyclone 10 LP	Enter output dock frequency: Enter output dock parameters: Clock multiplication factor Clock division factor Clock phase shift	20 MHz • 20.00000 1 ÷ 5 1 ÷ 3 0.00 ‡ deg • 0.00
	Clock duty cycle (%)	50.00
	Note: The displayed internal settings of the PLL is recommended for use by advanced users only	Description Val. ^ Primary clock VCO frequency (MHz) 48. Modulus for M counter 40 v c
		Per Clock Feasibility Indicators C0 c1 c2 c3 c4
		Cancel < Back Next > Finish

- 5.2.5.7 Click "Next" until reaching page 12.
- 5.2.5.8 On page 12 there is a list of output files that will be generated. Since the design will be done in a schematic, you will need to select PLL.bsf checkbox. The .bsf file provides a symbol that can be used in the schematic design we will be creating later.

× MegaWizard Plug-In Manager [page 12 of 12]		? ×
ALTPLL		<u>A</u> bout <u>D</u> ocumentation
Parameter PLL Output Settings Reconfiguration Clocks	4 EDA 5 Summary	
PLL Incik0 frequency: 12.000 MHz Cocertaine Mode: Normal	Turn on the files you wish to generate. A gray checkmark indi green checkmark indicates an optional file. Click Finish to gen checkbox is mantained in subsequent MegaWizard Plug-In M The MegaWizard Plug-In Manager creates the selected files in C:\CYC1000\CYC1000_blinky\	cates a file that is automatically generated, and a erate the selected files. The state of each nager sessions. t the following directory:
Cik Ratio Ph (gg DC (%) co 5/3 0.00 50:00 Cyclone 10 LP	File Description PLL.vhd Variation file PLL.ppf PinPlanner ports PPF file PLL.inc APDL Include file PLL.omp VHDL component declaration file PLL.bsf Quartus Prime symbol file PLL.bsf Quartus Prime symbol file	
		Cancel < Back Next > Finish



- 5.2.5.9 Click "Finish". The PLL (1st component) will now be created.
- 5.2.5.10 If this is the first time that you are using this version of Quartus Prime, you might see a pop-up Window for Quartus Prime IP Files, that asks if the tool should add IP files automatically after generating them.

🕥 Quartus Prime IP Files	×		
When you create an Intel IP variation, a Quartus Prime IP File i Quartus Prime IP Files are used to represent the Intel IP in you want to add the Quartus Prime IP File to the project?	s generated. r design. Do you		
C:\CYC1000\CYC1000_blinky\PLL.qip			
Automatically add Quartus Prime IP Files to all projects			
Automatically add Quartus Prime IP Files to all projects (Note: Turning on this option permanently suppresses this dia	log box. You can		
Automatically add Quartus Prime IP Files to all projects (Note: Turning on this option permanently suppresses this dia change this setting in the Options dialog box)	log box. You can		

- 5.2.5.11 Select "Automatically add Quartus Prime IP Files to all projects".
- 5.2.5.12 Click "Yes" to allow all of the IP to automatically be added to the project, and so that this message will not be seen for other designs.
- 5.2.6 Create and Configure the Counter

The next step is to create the counter which will drive the LEDs on the CYC1000 board.

5.2.6.1 To create this counter, select the IP Catalog and expand the **Basics** → **Arithmetic** and select the LPM_COUNTER or type "counter" in the search field.



Note: LPM stands for Library of Parameterized Modules

5.2.6.2 Click "Add".

5.2.6.3 When the Save IP Variation pop up appears, enter "simple_counter" and select VHDL as below:

🕥 Save IP Variation		×
IP variation file name:	ОК	
C:/CYC1000/CYC1000_blinky/simple_counter		
IP variation file type	Canc	el
• VHDL		
○ Verilog		

- 5.2.6.4 Click "OK".
- 5.2.6.5 The next step is to increase the size of the counter to a number of bits large enough to divide down the clock so we can see the LEDs toggling.
- 5.2.6.6 Change this number to 32.
- 5.2.6.7 Let the counter to be Up only, so the LEDs will show the counters counting up.

🔨 MegaWizard Plug-In Mana	ger [page 1 of 5]	? ×
👌 LPM_COU	NTER	<u>About</u> <u>Documentation</u>
1 Parameter 2 EDA [Summary	
General General 2	Optional Inputs >	
simple counter ← clock up counter q[310]	Currently s	selected device family: Cydone 10 LP V Match project/default
	How wide should the 'q' output bus be? 32 What should the counter direction be?	✓ bits
	O Create an updown input port to allow me	to do both (1 counts up; 0 counts down)
Resource Usage 32 lut + 32 reg		Cancel < Back Next > Finish

5.2.6.8 Select "Next" until reaching Page 5.

5.2.6.9 Select simple_counter.bsf checkbox to generate a symbol for our schematic design.

🔨 MegaWizard Plug-In Manage	r [page 5 of 5]			?	×
👌 LPM_COUN	TER		About	Documen	ntation
1 Parameter 2 EDA 3 S Settings	ummary				
simple counter → clock up counter q[310]	Turn on the files you wish to generated, and a green chr The state of each checkbox The MegaWizard Plug-In Ma C: \CYC1000\CYC1000_blink	o generate. A gray checkmark indicates a file edmark indicates an optional file. Click Finish is maintained in subsequent MegaWizard Plu anager creates the selected files in the followi cy\	that is autom to generate ti g-In Manager ng directory:	atically ne selecter sessions.	d files.
	File	Description			
	✓ simple_counter.vhd	Variation file			
	simple_counter.inc	AHDL Include file			
	simple_counter.cmp	VHDL component declaration file			_
	✓ simple_counter.bsf	Quartus Prime symbol file			_
	simple_counter_inst	Instantiation template file			
Resource Usage					
32 lut + 32 reg		Cancel < Ba	ck <u>N</u> ext	> Fi	inish

5.2.6.10 Click "Finish".

The counter is now created.

5.2.7 Create and Configure the Multiplexer

The next step is to create a mux component. This mux will be used along with a push button on the CYC1000 board to control the speed of the counter, where the counter outputs will be seen on the LEDs.

5.2.7.1 To create this mux, select IP Catalog and expand **Basic Functions** → **Miscellaneous** and select LPM_MUX or type mux in the search field.

IP Catalog	₽ ₽ ×
🔍 mux	≍ ≡
🗙 🚮 Installed IP	
✓ Library	
✓ Basic Functions	
✓ Miscellaneous	
LPM_MUX	
Search for Partner IP	





5.2.7.3 In the Save IP Variation, enter the name of the counter_mux and the file type to be VHDL.

🕥 Save IP Variation		×
IP variation file name:		ОК
IP variation file type		Cancel
• VHDL		
○ Verilog		

- 5.2.7.4 Click "OK".
- 5.2.7.5 Select 2 data inputs and the width of the input and output buses to be 8 bits. The reason for 8 bits is that there are 8 LEDs to be toggled (showing count values).

The screen should look like this now:

🔨 MegaWizard Plug-In Manag	er [page 1 of 3] ? X
👌 LPM_MUX	About Documentation
1 Parameter Settings 2 EDA 3	Summary
counter_mux data1x[7.0] data0x[7.0] g	Currently selected device family: Cydone 10 LP Match project/default How many 'data' inputs do you want? How wide should the 'data' input and the 'result' output buses be? Do you want to pipeline the multiplexer? Cydone 10 LP Match project/default Busine the multiplexer? Cydone 10 LP Match project/default Busine the multiplexer? Cydone 10 LP Match project/default Cydone 10 LP Match project/default Busine the multiplexer? Cydone 10 LP Match project/default Match project/default Busine the multiplexer? Cydone 10 LP Match project/default Match project/default Match project/default Busine the multiplexer? Cydone 10 LP Match project/default Busine the multiplexer (Cydone 10 LP) Busine the mult
	No Yes, I want an output latency of I
Resource Usage	Cancel < Back Next > Finish

5.2.7.6 Click "Next" until Page 3.

5.2.7.7 Select counter_mux.bsf checkbox to generate a symbol for our schematic design.



5.2.7.8 Click "Finish".

5.2.8 Adding the Components to the Schematic

The next step would be to connect all three components together.

5.2.8.1 To do so, select File menu, then select New and select Block Diagram/Schematic File.



5.2.8.2 Click "OK".

A new schematic will be created, where the components can be added.



5.2.8.3 Right click on the schematic page and select **Insert** \rightarrow **Symbol...** as seen below.



5.2.8.4 In the new window, expand "Project" and the three components that were created can now be seen.



- 5.2.8.5 Select "PLL".
- 5.2.8.6 Click "OK".
- 5.2.8.7 The PLL component can be added now by left clicking on the schematic page.
- 5.2.8.8 Just like in the steps from 5.2.8.3 to 5.2.8.6, do the same for counter_mux and simple_counter to add them to the schematic page. The order of adding the components does not matter, as the connections between them will happen in the following steps.



5.2.8.9 After adding three components, your schematic should look similar to the following. To place them similarly, simply drag the components to the appropriate locations.



5.2.9 Connecting the Components

Next step is to make the proper connections between the three components we just added to the schematic.

5.2.9.1 Select the "Node Tool".



5.2.9.2 Connect the c0 of the PLL to the simple_counter as shown below:



This will mean that a single signal (c0) is connected to the simple_counter (clock).

5.2.9.3 Select the "Bus Tool".



5.2.9.4 Using the bus tool create a connection coming out of the simple_counter and one connection for each of the inputs of the counter_mux as show below.



5.2.9.5 Right click on the output bus of the simple counter that you just created and select **"Properties"**.

Set the name of the bus to: counter[31..0]

The view of the "Bus Properties" should look like this:

📸 Bus Prop	pperties	×
General	Font Format	
Name:	counter[310]	
🗌 Hide	e name in block design file.	
	OK Cancel	Help

5.2.9.6 Click "OK".

5.2.9.7 Do the same for input buses of the mux:

Name the top bus input: $data1x[7..0] \rightarrow counter[24..31]$ Name the bottom bus input: $data0x[7..0] \rightarrow counter[19..26]$

```
CYC1000 User Guide
```

WIDW

Schematic should look like this:



5.2.10 Add inputs, outputs to the schematic



5.2.10.1 Click on the **"Pin Tool"** as show below and select **"Input"**.

5.2.10.2 Add one input pin for inclk0 of the PLL and add other one input pin for sel of counter_mux.





Your schematic should look like this:



- 5.2.10.3 Rename the pin_name1 to **CLK12M** by double clicking its current name. This is going to be the clock signal coming into the FPGA.
- 5.2.10.4 Rename the pin_name2 to **USER_BTN** by double clicking its current name. This is going to be the user button of the CYC1000 board to select the mux.
- 5.2.10.5 Using the "Node Tool" connect:

CLK12M → inclk0 (of the PLL component) USER_BTN → sel (of the counter_mux component)

Your schematic should look like this now:





5.2.10.6 Click on the "Pin Tool" as before, but this time select "Output".



- 5.2.10.7 Add one output pin for the LEDs.
- 5.2.10.8 Rename the pin to LED[7..0].
- 5.2.10.9 Using the **"Bus Tool"**, make the connection between counter_mux component and output pin:

The final schematic should look like the following:



Looking at the schematic, even though the buses are not connected together by wires, the names of counter tell Quartus Prime to connect the signals together. Overall, the user button will toggle between displaying higher 8 bits of the counter and 8 lower bits of the counter. The signals of the counter that are not connected will not be used by Quartus Prime.



5.2.10.10 Save your design. Open the File Menu and select "Save". Save it as top.bdf

5.2.11 Analysis and Synthesis

The next step is to run Analysis and Synthesis to ensure that there are no errors in the design. To run Analysis and synthesis open **Processing** \rightarrow **Start** \rightarrow **Analysis and Synthesis** or from clicking \bowtie button on the top toolbar.

There should be no errors. If there are errors, they should be fixed before continuing and Analysis and Synthesis run again.



5.2.12 Adding Timing Constraints

Timing Constraints tell the Quartus what are the timing requirements for this design. Timing Constraints are required in every CPLD/FPGA design.

5.2.12.1 To add the timing constraints, select **File** → **New** and under the "Other File" section, select "Synopsys Design Constraints File" and select "OK".





5.2.12.2 Type or copy the following lines into this new file:

#create input clock which is 12MHz
create_clock -name CLK12M -period 83.333 [get_ports {CLK12M}]

#derive PLL clocks derive_pll_clocks

#derive clock uncertainty
derive_clock_uncertainty

#set false path
set_false_path -from [get_ports {USER_BTN}]
set_false_path -from * -to [get_ports {LED*}]

The first line "create_clock" tells Quartus Prime that the clock, CLK12M is 83.333 ns (12 MHz). It also assigns the CLK12M to a pin (port) in the .sdc format.

The second line "derive_pll_clocks" tells the software to look if there are any PLLs, and if so, automatically derive the clock multiplication/division of the outputs of the PLL even if they are used internally within the CPLD/FPGA.

The third line "derive_clock_uncertainty" tells the software to automatically determine the internal clock uncertainty. No clock is ideal, and thus there will be some internal jitter within the FPGA associated with it.

The fourth and fifth line "set_false_path" tells the software to not do any timing optimization to the stated paths/pins. The I/Os of this design are trivial, so they can be ignored in the Timing Analysis.

5.2.12.3 Use File → Save to save it as top.sdc.



wow

5.2.12.4 Ensure that the file is added to the Project: Assignments → Settings and select "Timing Analyzer". The top.sdc should have been already added by default. If it is not, it will need to be added manually.

🚽 Settings - top	- 🗆 X
Category:	Device/Board
General	Timing Analyzer
Files Libraries	Specify Timing Analyzer options.
✓ IP Settings	SDC files to include in the project
IP Catalog Search Locations	
Design Templates	File name: Add
✓ Operating Settings and Conditions	Remove
Voltage	The Name True
Temperature	Up
Compilation Process Settings	top.sdc Synopsys Design Constraints File Down
Incremental Compilation	
EDA Tool Settings	
Simulation	
Board-Level	
✓ Compiler Settings	
VHDL Input	Enable Advanced I/O Timing
Verilog HDL Input	
Default Parameters	Tet script File for customizing reports during compitation
Timing Analyzer	Tcl Script File name:
Assembler	Run default timing analysis before running custom script
Design Assistant	
Signal Tap Logic Analyzer	Metastability analysis
Logic Analyzer Interface	Sunchronizer identification:
Power Analyzer Settings	Synchronizer lachancasion. Mado
SSN Analyzer	Description:
	Associates a Synonsys Design Constraint File (sdc) with this project
	W Buy Software OK Cancel Apply Help

5.2.13 Pinning Assignments

Before the design can be downloaded to the FPGA, pin assignments that match the hardware on the board are needed. There are different ways to do this such as the Pin Planner, Assignment Editor, and text files.

The following steps will show one of these ways, the Pin Planner. Since there are only 10 pins that need to be assigned, the Pin Planner can be used. If many pins are needed, other ways can be used such as the Quartus Assignment Editor, or by importing constraints from a text file or spreadsheet.

5.2.13.1 Open the Pin Planner: Assignments \rightarrow Pin Planner.



A new window will open as seen below:

5.2.13.2 To make pin assignments, select the CLK12M (node name) on the bottom portion and drag and drop it to pin M2 of the Top View of the FPGA or alternatively set the Location field of the CLK12M to **PIN_M2**.



Note that the Location of the CLK12M is now set to Location PIN_M2 (as seen in blue colour in the top view of the FPGA).



5.2.13.3 The other pins need to be assigned as well. Just like previously set all the pins to their appropriate locations using the table below, by either drag and drop or writing manually the location.

Node Name	Pin Location
LED[7]	PIN_N3
LED[6]	PIN_N5
LED[5]	PIN_R4
LED[4]	PIN_T2
LED[3]	PIN_R3
LED[2]	PIN_T3
LED[1]	PIN_T4
LED[0]	PIN_M6
USER_BTN	PIN_N6

5.2.13.4 Now the Pin Planner should look like this after assigning all the pin locations.



5.2.13.5 The specific pins are now selected, but the I/O standards now need to be set as well. The button, LEDS, and clock pins are the same I/O standard for CYC1000 since all banks and peripherals are powered by 3.3V. The USER_BTN, the LEDs and clock pins are 3.3-V LVTTL. These I/O standards can be set in the Pin Planner, by selecting the I/O Standard. Select the I/O standard either from the "All Pins" tab or the "Groups" tab and change the 2.5V (default) to the specific I/O standard.



The Pin Planner should now look like this:

					and a little							Economic and a	
ups					9 8 ×							Pin Legend	
ned *					<u> </u>				Тор	View - W	Vire Bond	Symbol Pin Typ	e
Node Name	Direction	Location	V/O Bank	VREF Group	I/O Standard			-		-		O User VO)
LED(70)	Output Group				3.3-V LVTTL			Cyc	lone 10	LP - 100	L025YU256C8G	User as	signed I_
10 LED[7]	Output	PIN_N3	3	83_N0	3.3-V LVTTL							Fitter as	isigned I
100[6]	Output	PIN_N5	3	83_N0	3.3-V LVTTL				00044	UK	HORME 2	Unbond	led pad
1 LED(5)	Output	PIN_R4	3	B3_NO	3.3-V LVTTL				(7 marg res)/1	ange and	(Carring well Pf anophalae)	Barrana	dinin
- LED[4]	Output	PIN_T2	3	B3_NO	3.3-V LVTTL			• 1	2 3 4 5	6 7 8 9	10 11 12 13 14 15 16		o pin
LED[3]	Output	PIN_R3	3	B3_NO	3.3-V LVTTL			A 0 4				C Other co	onhgura
LED[2]	Output	PIN_T3	3	B3_NO	3.3-V LVTTL			. 01	7000	AAM		DEV_OF	
CED[1]	Output	PIN_14	3	B3_NO	3.3-V LVITL						NATE OVOI.	(E) DEV_CL	R
- LEDIOI	Output	PIN_PIO	3	B3_NU	3.3*V LV11L			c (n) (DIFF_n	
								D (n) (DAV	01/06		DIFF_p	
								- 111	TA X	aére	NON-ATAINT.	L CLK_n	
								* <u>E</u>	XXX			CLK P	
								F V	ASIA	V 7760 6		() Other Pl	11
Desert							1254	G (n) ($\Lambda \Lambda \Lambda$	$\Lambda (2) / A P G G$	(i) Other	
ира нерот								# @(5711	AXX.	X X X X X X X X	Chief di	uar purp
					4 8 ×					A VAVAV		MSELD	
📁 Early Pin Pla	nning				^			101	eX eX oX M		VVADDREJ	MSEL1	
Early Di	Planning							K (n) (DAVO	$\nabla A \nabla A$	$(\Lambda \Lambda \Lambda \Phi \Phi) $	MSEL2	
Dura 110	Analyze and Analyze							. 0.	TOA	ACOL	XXXXXXXXXXX	© CONF_E	DONE
Runiyo	Assignment Analysi	8					104			100X		© nCE	
Export I	in Assignments						C reaction	MATERIA M				() nCONFI	G
Pin Finder								N (n) (ття 	
Highlight Pi	ns							. 01	TAG	A A O G	AAVA000	O TOP	
IVO Bani	s							. 67					
VREF G	oups							RD	/ • • • • • • • • • • • • • • • • • • •	e e ll l		W TMS	
Edges								TA	0.0.0.	0.000		I TDO	
Y Clock P	0.6								2 2 4 5	6 7 8 9	10 11 12 13 14 15 16	ISTATU	15
Charles Charles	L.											A VREF	
in cio									(Programmer Programmer	100 100 to	(France or (France of the)	A VCCP/V	CCR/V.
00 PCL	DLL Input				~							à unes	-
amed *	👻 🚷 Edit 🗶 🚽	l			-	-							Filter: Pins: all
Node Name	Directi	on Locatio	n I/O Ban	k VREF Gro	I/O Standard	Reserved	Current Strengt	h Slew Rate	Differential Pair	Strict Preservation			
CLK12M	Input	PIN_M2	2	B2_N0	3.3-V LVTTL		8mA (default)						
LED[7]	Output	PIN_N3	3	B3_N0	3.3-V LVTTL		8mA (default)	2 (default)					
ED[6]	Output	PIN_N5	3	83_N0	3.3-V LVTTL		BmA (default)	2 (detault)					
	Output	PIN_R4	3	83_N0	S.S-V LVTTL		oma (default)	2 (derault)					
	Output	PIN_12	3	83_NO	3.3-V LVITL		form (derault)	2 (default)					
LED[2]	Output	PIN T3	3	B3 N0	3 3-V LVTTL		BrnA (default)	2 (default)					
(ED[1]	Output	PIN T4	3	B3 NO	3.3-V LVTTL		8mA (default)	2 (default)					
LEDIOI	Output	PIN M6	3	B3 NO	3.3-V LYTTL		8mA (default)	2 (default)					
USER RTN	Input	PIN N6	3	B3 N0	3.3-V LVTTL		8mA (default)	a constant					
							and the second sec						

5.2.13.6 Close the Pin Planner. The settings are automatically saved.

5.2.14 Compiling the Design

5.2.14.1 You can set the default I/O Standard which can eliminate some design warning and save you time from setting the standard for some pins manually.

Open Assignments \rightarrow Device \rightarrow Device and Pin Options \rightarrow Voltage and set Default I/O Standard to "3.3-V LVTTL" and press "OK" to all the windows.

🕥 Device and Pin Options - top			>
Category:			
General	Voltage		
Configuration	Specify voltage options fo	r the device.	
Programming Files			
Unused Pins	Default I/O standard:	3.3-V LVTTL	-
Dual-Purpose Pins	VCCIO I/O bank1 voltage:	n/a in Cyclone 10 LP use Pin Planner to adjust V/CCIO voltage	~
Capacitive Loading	veelo iyo banki vottage.	nya m cyclone to Er use Fin Flanner to adjust v CCIO voltage	
Board Trace Model	VCCIO I/O bank2 voltage:	n/a in Cyclone 10 LP use Pin Planner to adjust VCCIO voltage	~
I/O Timing	Core voltage: 1.2V		
Voltage			
Pin Placement			
Error Detection CRC			
CvP Settings			
Partial Reconfiguration			



The next step is to compile and complete the design. This step will verify that there are no errors, create internal databases, and create programming files that will be used in the next steps.

5.2.14.2 To compile the design, select **Processing** → **Start Compilation** or push the button on the toolbar.

If there are errors, they will need to be resolved and re-compiled before the design can be programmed to the board. When Compiling finishes and there are no errors, there will be a message at the bottom of the window that states: Full Compilation was successful and a 100% indication along with the compile time in the right bottom corner.

Tasks	Compilati	ion 🔻 🗏 🗗 🗶
	Task	Time
 Image: A second s	🗙 🕨 Compile Design	00:00:36
 Image: A second s	> 🕨 Analysis & Synthesis	00:00:22
 Image: A second s	> 🕨 Fitter (Place & Route)	00:00:08
 Image: A second s	> 🕨 Assembler (Generate programming file	es) 00:00:03
 Image: A second s	> 🕨 Timing Analysis	00:00:03
	> 🕨 EDA Netlist Writer	
	Edit Settings	
	Program Device (Open Programmer)	

5.2.15 Reading the Compilation Report

After successfully compiling the design, a Compilation Report should appear as shown above:





wow

This report is very useful with a lot of information about the design. Last message state that the design was fully constrained, Timing Analysis and compilation successful, but there is more to it:

- In the Flow Summary, it can be seen how many logic elements the whole design took, along with total PLLs, registers, pins, etc.
- In Analysis and Synthesis, more detailed information about the resources used can be seen in Resource Usage Summary, as well how many LEs were used for each component in Resource Utilization by Entity.
- In the Fitter, more detailed information about the pins and their banks can be seen.
- Timing Analyzer shows various timing information concerning the design, as well as if the design has met the timing requirements. In this case timing requirements were met, but in other cases that requirements might not be met, could be solved by going over the information provided in the reports inside this folder. Most notable reports in this folder are the maximum frequency the design can achieve, setup and hold slack, unconstrained paths in case they were missed, etc.



Chapter 6 - Configuring the CYC1000

After successfully compiling your project, there should new files generated. In case of Cyclone 10 LP devices, only the .sof file is generated automatically.

6.1 Configure the FPGA in JTAG mode

6.1.1 Connect your CYC1000 board to your PC using an USB cable. Since the Arrow USB Blaster should be already installed, the Window's Device Manager should display the following entries are highlighted in red (port number may differ depending on your PC). If the Arrow USB Blaster is not installed, please refer to <u>Chapter 4.2</u> for installing the drivers.



6.1.2 Open the Quartus Prime Programmer from **Tools** \rightarrow **Programmer** or double-click on Program Device (Open Programmer) from the Tasks pane.

asks	Comp	ilation	▲ = 廿 월 ×
	Task		Time
 Image: A second s	💙 🕨 Compile Design	00:00:3	86
~	> 🕨 Analysis & Synthesis	00:00:2	22
 Image: A second s	> 🕨 Fitter (Place & Route)	00:00:0	8
 Image: A second s	> 🕨 Assembler (Generate programming	files) 00:00:0)3
 Image: A second s	> 🕨 Timing Analysis	00:00:00)3
	> 🕨 EDA Netlist Writer		
	Edit Settings		
	Program Device (Open Programmer)		





6.1.3 The programmer should add the programming file automatically. After opening the program this should be the view of the new window:

Programmer - C:/0	CYC1000/CYC1000_blinky/	top - top - [top.cdf]*								-		×
File Edit View F	Processing Tools Win	dow Help							Sear	ch altera	com	9
🛔 Hardware Setup	. Arrow-USB-Blaster [US	Mode:	JTAG		•	Progress:						
Enable real-time IS	SP to allow background pr	ogramming when ava	ailable									
) [™] D Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
≣ [™] Stop												
💏 Auto Detect												
🗙 Delete												
💾 Add File												
³⁰⁰⁹ Change File												
Save File												
Add Device												
ி ¹ ப் Up												
1 ¹ ¹ ¹ ¹ ¹ Down												

6.1.4 Click **Hardware Setup...** and double click **Arrow-USB-Blaster** entry in the Hardware Setup tab. The Currently selected hardware should now show Arrow-USB-Blaster [USB0] (depending on your PC, the USB port number may variant).

Select a programming hardwa hardware setup applies only to Currently selected hardware:	re setup to use wher the current program	n programming devi nmer window.	ices. This programming
Currently selected hardware:			
Available hardware items	Arrow-USB-Blaster	[USB0]	
Hardware	Server	Port	Add Hardware
Arrow-USB-Blaster	Local	USBO	Remove Hardware

- 6.1.5 Click "Close".
- 6.1.6 Make sure the hardware setup is Arrow-USB-Blaster [USB0] and the mode is JTAG. If the Mode is not set to JTAG, click on it and select JTAG from the drop-down menu.

Arrow-USB-Blaster [USB0]	Mode: JTAG 🔻	Progress:	
Enable real-time ISP to allow background programming when available		•	



- 6.1.7 If the configuration has been added by default, you can skip the following steps and continue with the 6.1.12 point.
- 6.1.8 Click "Auto Detect" on the left side of the Programmer.



6.1.9 Select **10CL025Y** device and click "OK" on the Select Device window.

Select Device	×
ound devices with shared JTAG ID for devic	e 1. Please select your device
10CL025Y	
O 10CL025Z	
	OK

6.1.10 Double click <none> to choose programming file.



6.1.11 Navigate to <project_directory>/output_files/ in your compilation directory. Select and open the top.sof file.

6.1.12 Make sure the Programmer shows the correct file and correct part in the JTAG chain and check the Program/Configure checkbox.

Edit View I	Processing Tools Wir	ndow Help							Sean	ch altera.	com
dware Setup	Arrow-USB-Blaster [US	;B0]		Mode:	JTAG		•	Progress:			
ble real-time I	SP to allow background pr	rogramming when a	/ailable								
Start	File	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security	Erase	ISP
Stop	output files/top.sof	10CL025YU256	0013AC0A	0013AC0A	Configure		Check		Bit		CLAM
Detect	output_mest top sol	100202010200		0010112011							
ata											
e											
ile											
e											
e	TDI										
	→ ▶										
	105103510										
		1256									

6.1.13 Click Start to program the CYC1000. When the configuration is complete, the Progress bar should reach 100% (Successful).

Progress: 100% (Successful)

The design is now programmed to the FPGA.

Note: that turning off and then on the FPGA will result into losing its configuration.

6.2 Serial configuration flash memory programming

The configuration data to be written to EPCQ-A will be part of the JTAG indirect configuration file (.jic). This configuration data is automatically loaded from the serial configuration flash into the Cyclone 10 LP device when the board is powered up.



6.2.1 Programming File generation

6.2.1.1 In Quartus Prime, go to File → Convert Programming Files...

🛍 Convert Programming	g File - C:/CYC1000/CY	C1000_blinky/top - top				-		×
File Tools Window						Search alte	ra.com	
Specify the input files to /ou can also import inpu uture use. Conversion setup files	convert and the type of t file information from	programming file to gene other files and save the co	erate. onversion setup	o information created	l here for			
Ор	en Conversion Setup D	ata		Save Conve	rsion Setu	ıp		
Output programming fi	le							
Programming file type:	Programmer Object F	ile (.pof)						•
Options/Boot info	Configuration device:	EPCE16	-	Mode:	1-bit Pa	ssive Serial		•
File name:	output_files/output_f	file.pof						
Input files to convert	Create Memory Ma Create CvP files (Ge Create config data	p File (Generate output_fi enerate output_file.periph RPD (Generate output_file	le.map) .pof and outpu e_auto.rpd)	t_file.core.rbf)				
File/Data :	area	Properties	Start Addre	55			Add Hex I	Data
Options SOF Data	Page.	0	0x00010000 <auto></auto>				Add Sof F Add File Remov Up Down Properti	re ies
				Gen	erate	Close	He	lp

- 6.2.1.2 Set the programming file type to JTAG Indirect Configuration File (.jic).
- 6.2.1.3 Select **EPCQ16A** from the drop-down menu for configuration device and make sure that the **Active Serial** is set to mode. The output programming file settings should look like this:

Output programming f	ile									
Programming file type:	JTAG Indirect Configu	AG Indirect Configuration File (.jic)								
Options/Boot info	Configuration device:	nfiguration device: EPCQ16A Mode: Active Serial								
File name:	output_files/output_fi	put_files/output_file.jic								
Advanced	Remote/Local update	mote/Local update difference file: NONE								
	Create Memory Ma	p File (Generate outp	out_file.map)							
	Create CvP files (Ge	Create CvP files (Generate output_file.periph.jic and output_file.core.rbf)								
	Create config data	RPD (Generate outpu	ıt_file_auto.rpd)							



6.2.1.4 Select **Flash Loader** under Input files to covert settings and click on **Add Device...** button.

Input files to convert		
File/Data area	Properties	Start Address
Flash Loader		
SOF Data	Page_0	<auto></auto>

6.2.1.5 On the new window select **Cyclone 10 LP** as Device family and **10CL025Y** as Device name.

Device family		Device name		
APEX20K	^	10CL006Y	^	New
Arria 10		10CL006Z		
Arria GX		10CL010Y		Import
Arria II GX		10CL010Z		Export
Arria II GZ		10CL016Y		
Arria V		10CL016Z		Edit
Arria V GZ		10CL025Y		Remove
Cyclone		10CL025Z		
Cyclone 10 LP		10CL040Y		Uncheck All
Cyclone II		10CL040Z		
Cyclone III		10CL055Y		
Cyclone III LS		10CL055Z		
Cyclone IV E		10CL080Y		
Cyclone IV GX		10CL080Z		
Cyclone V		10CL120Y		
C read carrier	*		*	

- 6.2.1.6 Click **OK** to add device to Flash Loader.
- 6.2.1.7 Select **SOF Data** under Input files to convert and click on **Add File...** button.
- 6.2.1.8 Go to <project_directory>/output_files/ and open top.sof.



6.2.1.9 Make sure that your settings are same as the picture below and if everything is correct, click **Generate**.

File Tools Window Specify the input files to convert and the type of programming file to generate. You can also import input file information from other files and save the conversion setup information create future use. Conversion setup files Open Conversion Setup Data Save Conversion Output programming file Programming file Mode: Programming file type: JTAG Indirect Configuration File (jic) Mode: Options/Boot info Configuration device: EPCQ16A Mode: File name: output_files/output_file.jic Mode: Image: Create Memory Map File (Generate output_file.map) Create CvP files (Generate output_file.map) Create CvP files (Generate output_file.auto.rpd)	d here for	earch altera.	.com
Specify the input files to convert and the type of programming file to generate. You can also import input file information from other files and save the conversion setup information create future use. Conversion setup files Open Conversion Setup Data Save Conver Output programming file Programming file type: ITAG Indirect Configuration File (,jic) Options/Boot info Configuration device: EPCQ16A Mode: File name: output_files/output_file.jic Advanced Remote/Local update difference file: NONE Create Memory Map File (Generate output_file.map) Create CvP files (Generate output_file.periph.jic and output_file.core.rbf) Create cvP files (Generate output_file_auto.rpd)	d here for rsion Setup		
Output programming file Programming file Programming file type: JTAG Indirect Configuration File (jic) Options/Boot info Configuration device: EPCQ16A Mode: File name: output_files/output_file.jic Advanced Remote/Local update difference file: NONE Image: Create Memory Map File (Generate output_file.map) Create CvP files (Generate output_file.periph.jic and output_file.core.rbf) Image: Create config data RPD (Generate output_file_auto.rpd)	rsion Setup		
Output programming file type: JTAG Indirect Configuration File (jic) Options/Boot info Configuration device: EPCQ16A File name: output_files/output_file.jic Advanced Remote/Local update difference file: NONE Image: Create Memory Map File (Generate output_file.map) Create CvP files (Generate output_file.periph.jic and output_file.core.rbf) Image: Create config data RPD (Generate output_file_auto.rpd)			
Options/Boot info Configuration device: EPCQ16A Mode: File name: output_files/output_file.jic Mode: Advanced Remote/Local update difference file: NONE Image: Create Memory Map File (Generate output_file.map) Create CvP files (Generate output_file.periph.jic and output_file.core.rbf) Image: Create config data RPD (Generate output_file_auto.rpd)			•
File name: output_files/output_file.jic Advanced Remote/Local update difference file: NONE Image: Create Memory Map File (Generate output_file.map) Create CvP files (Generate output_file.periph.jic and output_file.core.rbf) Image: Create config data RPD (Generate output_file_auto.rpd) Create CvP files (Generate output_file_auto.rpd)	Active Seria	al	•
Advanced Remote/Local update difference file: NONE Image: Create Memory Map File (Generate output_file.map) Image: Create CvP files (Generate output_file.periph.jic and output_file.core.rbf) Image: Create config data RPD (Generate output_file_auto.rpd)			
to set films to second			~
Input files to convert			
File/Data area Properties Start Address Y Flash Loader 10CL025Y Y SOF Data Page_0 top.sof 10CL025YU256		Ac	d Hex Data dd Sof Page Add File
			Up Down Properties
Ger			

6.2.1.10 Click **OK** on the successful file generation notification and **close** Convert Programming File window.



- 6.2.2 Device Programming
- 6.2.2.1 Open Programmer.



6.2.2.2 Select **output_files/top.sof** and click **Change File...** button.

Programmer - C:/0 File Edit View F	CYC1000/CYC1000_blinky/ Processing Tools Win	top - top - [top.cdf] dow Help							Sean	 ch altera	com	×
Landware Setup	Arrow-USB-Blaster [US	BO] ogramming when av	ailable	Mode:	JTAG		•	Progress:				
▶ [™] Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
Image: State		256										

- 6.2.2.3 Go to <project_directory>/output_files/ and open output_file.jic.When you add the .jic file, the Programmer will automatically update the JTAG chain and put EPCQ-A flash memory.
- 6.2.2.4 Make sure the Programmer shows the correct file and correct parts in the JTAG chain and check the Program/Configure checkbox.

Programmer - C:/	CYC1000/CYC1000_blinky/t	top - top - [top.cd]*							-		×
File Edit View	Processing Tools Wind	dow Help							Sear	h altera.	com	
🚖 Hardware Setup.	Arrow-USB-Blaster [USB	30]		Mode:	JTAG		•	Progress:				
Enable real-time I	SP to allow background pro	gramming when	available									
▶ ³ Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
🖬 Stop	Factory default enhanc	10CL025Y	0017EA71	0017EA71								
💏 Auto Detect	output_files/output	EPCQ16A	1514B631									
× Delete												
💾 Add File												
隆 Change File												
Save File												
Add Device	EPC016A											
1 ^{%b} Up	•											
1 op	↑											
+ - Down	(intel)											
	10CL025	Y										
	+											

- 6.2.2.5 Click **Start** to configure EPCQ-A. The programming could take a while.
- 6.2.2.6 When the programming is finished, the CYC000 should be able to keep its configuration data even after powered off.



At this point our program is stored in the EPCQ-A flash memory, but the Cyclone 10 LP current configuration is the Serial Flash Loader which is responsible for programming configuration flash memory. We can simply reconfigure the FPGA with our program by pushing RESET button which will reset the FPGA and automatically loads the configuration from EPCQ-A.

6.3 Testing the Design

Does not matter which way the CYC1000 was configured, the results should be the same for both methods, with the only difference being if configuration is retained after power off.

On the board by default, the LEDS should now toggle in a slow counting sequence.

Push and hold the USER_BTN to see that the LEDs will now toggle in a very fast counting sequence. USER_BTN is on the side of the LEDs.

Releasing the USER_BTN, will make the LEDs toggle at a slower rate as before.



Chapter 7 - Common Issues and Fixes

- 1) **Issue:** In some rare cases when using Windows 10 operating system, the programmer DLL is not properly loaded/unloaded, causing the Quartus Programmer to not detect the Arrow USB Programmer2.
 - **Solution:** Restart the Altera JTAG Server using the Services application of Windows.

Services								
File Action View	Help							
🔍 Services (Local)	Services (Local)							
	Altera JTAG Server	Name	Description	Status	Startup Type	Log On As		
	Stop the service	ActiveX Installer (AxInstSV)	Provides Us		Manual	Local System		
		Adobe Acrobat Update Serv.	Adobe Acro	Running	Automatic	Local System		
	Pause the service Restart the service	Adobe Flash Player Update	. This service		Manual	Local System		
		AeXAgentSrvHost	Provides th		Manual	Local System		
		AllJoyn Router Service	Routes AllJo		Manual (Trig	Local Service		
		🆏 Alps HID Monitor Service	Monitor HI	Running	Automatic	Local System		
		Altera JTAG Server		Running	Automatic	Local System		
		AltirisAgentProvide Sta	art		Manual	Local System		
		App Readiness Sto	op		Manual	Local System		
		Application Identity Pa	use		Manual (Trig	Local Service		
		Application Inform Re	sume	Running	Manual (Trig	Local System		
		Application Layer G	start		Manual	Local Service		
		Application Manag		Running	Manual	Local System		
		AppX Deployment All	Tasks >		Manual	Local System		
		Arrow Europe Help Refresh	Running	Automatic (D	Local System			
		😪 Auto Time Zone Ur			Disabled	Local Service		
		Avaya Quality of Se Pro	operties	Running	Automatic	Local System		
		Background Intellig	d	Running	Automatic (D	Local System		
		Background Tasks		Running	Automatic	Local System		
		Base Filtering Engine	The Base Fil	Running	Automatic	Local Service		
		BitLocker Drive Encryption	BDESVC hos	Running	Manual (Trig	Local System		
	1	Slock Level Backup Engine	. The WBENG		Manual	Local System		



Chapter 8 - Appendix

8.1 Revision History

Version	Change Log	Date of Change
V1.0	Initial Version	03/02/2020





8.2 Legal Disclaimer

ARROW ELECTRONICS

EVALUATION BOARD LICENSE AGREEMENT

By using this evaluation board or kit (together with all related software, firmware, components, and documentation provided by Arrow, "Evaluation Board"), You ("You") are agreeing to be bound by the terms and conditions of this Evaluation Board License Agreement ("Agreement"). Do not use the Evaluation Board until You have read and agreed to this Agreement. Your use of the Evaluation Board constitutes Your acceptance of this Agreement.

PURPOSE

The purpose of this evaluation board is solely intended for evaluation purposes. Any use of the Board beyond these purposes is on your own risk. Furthermore, according the applicable law, the offering Arrow entity explicitly does not warrant, guarantee or provide any remedies to you with regard to the board.

LICENSE

Arrow grants You a non-exclusive, limited right to use the enclosed Evaluation Board offering limited features only for Your evaluation and testing purposes in a research and development setting. Usage in a live environment is prohibited. The Evaluation Board shall not be, in any case, directly or indirectly assembled as a part in any production of Yours as it is solely developed to serve evaluation purposes and has no direct function and is not a finished product.

EVALUATION BOARD STATUS

The Evaluation Board offers limited features allowing You only to evaluate and test purposes. The Evaluation Board is not intended for consumer or household use. You are not authorized to use the Evaluation Board in any production system, and it may not be offered for sale or lease, or sold, leased or otherwise distributed for commercial purposes.

OWNERSHIP AND COPYRIGHT

Title to the Evaluation Board remains with Arrow and/or its licensors. This Agreement does not involve any transfer of intellectual property rights ("IPR) for evaluation board. You may not remove any copyright or other proprietary rights notices without prior written authorization from Arrow or it licensors.

RESTRICTIONS AND WARNINGS

Before You handle or use the Evaluation Board, You shall comply with all such warnings and other instructions and employ reasonable safety precautions in using the Evaluation Board. Failure to do so may result in death, personal injury, or property damage.

You shall not use the Evaluation Board in any safety critical or functional safety testing, including but not limited to testing of life supporting, military or nuclear applications. Arrow expressly disclaims any responsibility for such usage which shall be made at Your sole risk.

WARRANTY

Arrow warrants that it has the right to provide the evaluation board to you. This warranty is provided by Arrow in lieu of all other warranties, written or oral, statutory, express or implied, including any warranty as to merchantability, non-infringement, fitness for any particular purpose, or uninterrupted or error-free operation, all of which are expressly disclaimed. The evaluation board is provided "as is" without any other rights or warranties, directly or indirectly.

You warrant to Arrow that the evaluation board is used only by electronics experts who understand the dangers of handling and using such items, you assume all responsibility and liability for any improper or unsafe handling or use of the evaluation board by you, your employees, affiliates, contractors, and designees.



wow

LIMITATION OF LIABILITIES

In no event shall Arrow be liable to you, whether in contract, tort (including negligence), strict liability, or any other legal theory, for any direct, indirect, special, consequential, incidental, punitive, or exemplary damages with respect to any matters relating to this agreement. In no event shall arrow's liability arising out of this agreement in the aggregate exceed the amount paid by you under this agreement for the purchase of the evaluation board.

IDENTIFICATION

You shall, at Your expense, defend Arrow and its Affiliates and Licensors against a claim or action brought by a third party for infringement or misappropriation of any patent, copyright, trade secret or other intellectual property right of a third party to the extent resulting from (1) Your combination of the Evaluation Board with any other component, system, software, or firmware, (2) Your modification of the Evaluation Board, or (3) Your use of the Evaluation Board in a manner not permitted under this Agreement. You shall indemnify Arrow and its Affiliates and Licensors against and pay any resulting costs and damages finally awarded against Arrow and its Affiliates and Licensors or agreed to in any settlement, provided that You have sole control of the defense and settlement of the claim or action, and Arrow cooperates in the defense and furnishes all related evidence under its control at Your expense. Arrow will be entitled to participate in the defense of such claim or action and to employ counsel at its own expense.

RECYCLING

The Evaluation Board is not to be disposed as an urban waste. At the end of its life cycle, differentiated waste collection must be followed, as stated in the directive 2002/96/EC. In all the countries belonging to the European Union (EU Dir. 2002/96/EC) and those following differentiated recycling, the Evaluation Board is subject to differentiated recycling at the end of its life cycle, therefore: It is forbidden to dispose the Evaluation Board as an undifferentiated waste or with other domestic wastes. Consult the local authorities for more information on the proper disposal channels. An incorrect Evaluation Board disposal may cause damage to the environment and is punishable by the law.

